Lattice Mapping Report File for Design Module 'tled'


Design Information

Command line:   map -a MachXO2 -p LCMXO2-1200HC -t TQFP144 -s 4 -oc Commercial
     triple_led_triple_led.ngd -o triple_led_triple_led_map.ncd -pr
     triple_led_triple_led.prf -mp triple_led_triple_led.mrp
     C:/Develop/HwDesign/Lattice/projects/MachXO2/LED_blinkers/triple_led.lpf -c
     0
Target Vendor:  LATTICE
Target Device:  LCMXO2-1200HCTQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond Version 2.1.1.104
Mapped on:  06/25/13  18:00:24


Design Summary
   Number of registers:    26
      PFU registers:    26
      PIO registers:    0
   Number of SLICEs:            14 out of   640 (2%)
      SLICEs(logic/ROM):        14 out of   160 (9%)
      SLICEs(logic/ROM/RAM):     0 out of   480 (0%)
          As RAM:            0 out of   480 (0%)
          As Logic/ROM:      0 out of   480 (0%)
   Number of logic LUT4s:       0
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:     14 (28 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:      28
   Number of PIO sites used: 4 out of 108 (4%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 14 loads, 14 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  0

   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net led1_c: 2 loads
     Net led2_c: 2 loads
     Net led3_c: 2 loads
     Net counter[0]: 1 loads
     Net counter[1]: 1 loads
     Net counter[2]: 1 loads
     Net counter_cry[0]: 1 loads
     Net counter_s[0]: 1 loads
     Net counter_s[1]: 1 loads
     Net counter_s[25]: 1 loads




   Number of warnings:  0
   Number of errors:    0




Design Errors/Warnings

   No errors or warnings present.



IO (PIO) Attributes

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| led1                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led3                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led2                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



Removed logic

Block GSR_INST undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal counter_s_0_S1[25] undriven or does not drive anything - clipped.
Signal counter_s_0_COUT[25] undriven or does not drive anything - clipped.
Signal counter_cry_0_S0[0] undriven or does not drive anything - clipped.
Block GND was optimized away.



Memory Usage





Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 37 MB























































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor
     Corporation,  All rights reserved.